

# AN10045

# ISP1582/83 Clearing an IN Buffer

Rev. 01— 22 February 2005

Application note

#### **Document information**

Info	Content
Keywords	isp1582; isp1583; usb; universal serial bus; peripheral controller
Abstract	This document explains the clearing of an IN buffer in the ISP1582 and the ISP1583.





#### **Revision history**

Rev	Date	Description
01	20050222	First release.

# **Contact information**

For additional information, please visit: <u>http://www.semiconductors.philips.com</u> For sales office addresses, please send an email to: <u>sales.addresses@www.semiconductors.philips.com</u>

© Koninklijke Philips Electronics N.V. 2005. All rights reserved.

## 1. Introduction

This document explains how an IN endpoint in the ISP1582 and ISP1583 can be cleared.

When the USB connector is pulled out during a data transfer, there may still be residual data in the IN endpoint buffer in use. This can cause data corruption when the next data transaction is scheduled. To avoid this, clear the IN endpoint buffer properly. A soft reset or a bus reset cannot properly clear the IN endpoint because the endpoint is like a state machine, and therefore, issuing a bus reset or soft reset does not clear the FIFO. A bus reset only resets some register settings but does not interfere with the state machine. The ISP1582/83 design is such that you need to issue a clear buffer command to clear the FIFO.

This is a general document to explain the clearing of an IN buffer in the ISP1582/83. A Mass Storage application is used as an example.

#### 2. Mass storage application example

Fig 1 shows the block diagram of a Mass Storage application connection using the ISP1583 Mass Storage evaluation (eval) kit.

If you suddenly disconnect a USB cable in the midst of a file transfer between an ATA/ATAPI device, for example, a hard disk, to the host PC, chances are high that there will be residual data in the IN buffer. When the USB cable is reconnected, this residual data in the IN buffer from the previous connection will be sent to the host on the next IN token.




Fig 2 shows the CATC trace of the bus turnaround error because of the sudden disconnection of the USB cable while the file transfer from the hard disk to the host PC is in progress.

Transaction	F	IN	ADDR	ENDP	Τľ	Data	A	СК	Time	Time St	amp
20676	S	0×96	1	2	16	4 bytes	0>	(4B	80.167 µs	00004.083	5 6472
Fransaction	F	١N	ADDR	ENDP	T	Data	A	ск	Time	Time St	amp
20677	S	0×96	1	2	06	4 bytes	0)	(48	60.417 µs	00004.083	6 3782
Fransaction	F	IN	ADDR	ENDP	Т !	Data	A	СК	Time	Time St	amp
20678	S	0x96	1	2	16	4 bytes	0)	(4B	76.417 µs	00004.083	6 7407
Transaction	F	IN	ADDR	ENDP	T	Data		Erro	r	Time Stamp	
20679	S	0×96	1	2	0 0	bytes	Tumar	ound/Tir	neout Error	00004.0837 44	92
Pack	et	Dir F	Sync		IN	ADDR	ENDP	CRC5	EOP	Idle	Time Stamp
654	97	> S	0000000	1	0x96	1	2	0x03	233.330 ns	433.340 ns	00004.0837 4492
Pack	et	Dir F	Sync	(	DATAO	* Dat	a	CRC16	EOP	Idle	Time Stamp
6549	38	< S	0000000	1	0xC3	29 hv	tes (	N10DD	83.330 ns	4.317 µs	00004.0837 4692

Fig 2. CATC trace showing the bus turnaround error because of sudden disconnection.

After the USB cable is reconnected, the Mass Storage device will go through an enumeration process, during which the bus will be reset. After every bus reset, the firmware must reinitialize the initialization registers. It is found that after reconfiguring the endpoints, the IN buffer—that is, endpoint 2 IN—is still not cleared.

For endpoint 2 IN buffer, the firmware writes a short packet of 36 B. A full packet of 64 B, however, is validated and sent to the host; see Fig 3. The host, however, is expecting only 36 B of data and is confused when it receives a MaxPacketSize of 64 B. Therefore, the host resets.

Fig 3 shows the CATC trace of a full packet of 64 B sent to the host instead of a short packet that results in the bus turnaround error.





Fig 3. CATC trace showing a full packet of 64 B sent to the host.

## 3. Clearing the IN buffer

<u>Fig 4</u> shows the flowchart to properly clear the IN buffer. Use this flow to configure endpoints for the ISP1582/83. The firmware must issue two clear buffer commands, if double buffering is enabled, before configuring the size and type of endpoints. This will ensure proper clearing of the IN buffer.

**Philips Semiconductors** 



## 4. Sample code on clearing of the IN buffer

The following is a sample code to clear the endpoint 2 IN buffer.

```
void Init_Endpoint(void)
{
    //Issue 2 Clear Buffer command for Endpoint 2 In
    D14_Cntrl_Reg.D14_DMA_ENDPOINT = 2;
    D14_Cntrl_Reg.D14_ENDPT_INDEX = 5;
```

D14\_Cntrl\_Reg.D14\_CONTROL\_FUNCTION.BITS.CLBUF = 1;

```
D14 Cntrl Reg.D14 DMA ENDPOINT = 2;
     D14 Cntrl Reg.D14 ENDPT INDEX = 5;
     D14 Cntrl Reg.D14 CONTROL FUNCTION.BITS.CLBUF = 1;
   //check if device in full speed state
   if (Kernel Flag.BITS.HS FS State == FULL SPEED)
     //Bulk Out MaxPacketSize Endpoint
     D14 Cntrl Reg.D14 ENDPT INDEX = 4;
        D14 Cntrl Reg.D14 ENDPT MAXPKTSIZE.VALUE = 0x4000;
     //Bulk In MaxPacketSize Endpoint
     D14 Cntrl Reg.D14 ENDPT_INDEX = 5;
        D14 Cntrl Reg.D14 ENDPT MAXPKTSIZE.VALUE = 0x4000;
     //Bulk Out Endpoint Type
     D14 Cntrl Reg.D14 ENDPT INDEX = 4;
        D14 Cntrl Reg.D14 ENDPT TYPE.VALUE = 0x1600;
//Bulk In Endpoint Type
     D14 Cntrl Req.D14 ENDPT INDEX = 5;
        D14 Cntrl Reg.D14 ENDPT TYPE.VALUE = 0x1600;
//Enable FIFO
     D14 Cntrl Reg.D14 ENDPT INDEX = 4;
     D14 Cntrl Reg.D14 ENDPT TYPE.VALUE | = 0x0800;
     //Enable FIFO
     D14 Cntrl Reg.D14 ENDPT_INDEX = 5;
     D14 Cntrl Reg.D14 ENDPT TYPE.VALUE | = 0x0800;
     //check if device in high speed
   if(Kernel Flag.BITS.HS FS State == HIGH SPEED)
     //Bulk Out MaxPacketSize Endpoint
     D14 Cntrl Reg.D14 ENDPT INDEX = 4;
        D14 Cntrl Reg.D14 ENDPT MAXPKTSIZE.VALUE = 0x0002;
     //Bulk In MaxPacketSize Endpoint
     D14 Cntrl Reg.D14 ENDPT INDEX = 5;
        D14 Cntrl Reg.D14 ENDPT MAXPKTSIZE.VALUE = 0x0002;
     //Bulk Out Endpoint Type
     D14 Cntrl Reg.D14 ENDPT INDEX = 4;
     D14 Cntrl Reg.D14 ENDPT TYPE.VALUE = 0x1600;
     //Bulk In Endpoint Type
     D14 Cntrl Reg.D14 ENDPT INDEX = 5;
        D14 Cntrl Reg.D14 ENDPT TYPE.VALUE = 0x1600;
```

//Enable FIFO

```
D14 Cntrl Reg.D14 ENDPT INDEX = 4;
     D14_Cntrl_Reg.D14_ENDPT_TYPE.VALUE | = 0x0800;
        //Enable FIFO
     D14 Cntrl Reg.D14 ENDPT_INDEX = 5;
     D14 Cntrl Reg.D14 ENDPT TYPE.VALUE | = 0x0800;
   }
   //set to DMA endpoint 1
   //set to Endpoint Index to 2
   //this is to prevent the endpoint index pointing to the same endpoint
D14 Cntrl Reg.D14 DMA ENDPOINT = 2;
   D14 Cntrl Reg.D14 ENDPT INDEX = 5;
   D14 Cntrl Reg.D14 CONTROL FUNCTION.BITS.CLBUF = 1;
   D14 Cntrl Reg.D14 DMA ENDPOINT = 2;
     D14 Cntrl Reg.D14 ENDPT INDEX = 5;
     D14 Cntrl Reg.D14 CONTROL FUNCTION.BITS.CLBUF = 1;
     //Enable device and reset the device address
   D14 Cntrl Reg.D14 ADDRESS.VALUE = 0x80;
```

# 5. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'),

relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## 6. Contents

1.	Introduction	3
2.	Mass storage application example	3
3.	Clearing the IN buffer	4
4.	Sample code on clearing of the IN buffer	5
5.	Disclaimers	8
6.	Contents	9

© Koninklijke Philips Electronics N.V. 2005

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 22 February 2005

